

CLAIMS

WHAT IS CLAIMED:

1. A method of forming a field effect transistor, the method comprising:
5 forming an implantation mask over a crystalline semiconductor region;
forming a drain region and a source region using said implantation mask, said drain
and source regions each having a top surface located above a surface of said
crystalline semiconductor region;
removing said implantation mask to expose a surface area of said crystalline semicon-
10 ductor region;
forming a gate insulation layer on said exposed surface area;
forming a gate electrode on said gate insulation layer; and
doping said gate electrode.

15 2. The method of claim 1, wherein forming said gate electrode includes deposit-
ing a gate electrode material above said gate insulation layer and removing excess material of
said gate electrode material to form the gate electrode.

20 3. The method of claim 1, wherein a lateral size of said implantation mask is
greater than a design value of a gate length of said gate electrode.

4. The method of claim 1, wherein forming said drain and source regions
includes epitaxially growing a crystalline semiconductor layer adjacent to said implantation
mask.

5. The method of claim 4, wherein a first implantation sequence for forming said drain and source regions is performed prior to epitaxially growing the semiconductor layer and a second implantation sequence for forming said drain and source regions is performed after epitaxially growing the semiconductor layer.

5

6. The method of claim 5, further comprising performing an anneal process to activate said dopants.

10

7. The method of claim 6, wherein said anneal process is controlled on the basis of a desired channel length defined by a lateral distance of the drain region and the source region.

15

8. The method of claim 7, wherein said anneal process includes a first anneal cycle performed after said first implantation sequence and prior to said second implantation sequence, said first anneal cycle being configured to substantially completely re-crystallize amorphized portions in said semiconductor region.

20

9. The method of claim 3, further comprising forming sidewall spacers on sidewalls of said drain and source regions that are exposed by removing said implantation mask.

10. The method of claim 9, wherein a width of said sidewall spacers is controlled on the basis of a target gate length for said gate electrode.

25

11. The method of claim 1, wherein said implantation mask is removed by an isotropic etch process.

12. The method of claim 2, wherein said excess material is removed by chemical mechanical polishing.

5 13. The method of claim 2, wherein said excess material is removed by an etch process.

14. The method of claim 2, wherein said excess material is removed by chemical mechanical polishing and etching.

10 15. The method of claim 1, further comprising forming metal/semiconductor compound regions on said gate electrode and said drain and source regions.

15 16. The method of claim 1, wherein forming said implantation mask includes forming a recess in a semiconductor layer including said crystalline semiconductor region and filling said recess with a mask material to form said implantation mask.

20 17. The method of claim 16, wherein filling said recess includes depositing said mask material with a thickness that is sufficient to completely fill said recess, and removing excess material by chemical mechanical polishing.

18. The method of claim 16, wherein a lateral dimension of said recess is greater than a target gate length of said gate electrode.

19. The method of claim 16, wherein said recess is formed by anisotropically etching said semiconductor layer.

20. The method of claim 19, wherein said anisotropic etch process is controlled on the basis of an initial thickness of said semiconductor layer so as to obtain a depth of said crystalline region in conformity with a predefined target value.

21. The method of claim 1, wherein said doping of the gate electrode is performed on the basis of process parameters selected to restrict dopant penetration of the gate insulation layer.

22. A field effect transistor, comprising:

a substrate having formed thereon a semiconductor region;

a drain region extending along a lateral direction and a height direction;

a source region extending along said lateral direction and said height direction; and

a gate electrode extending along said lateral direction and said height direction, said gate electrode laterally located between said drain region and said source region and separated from said semiconductor region by a gate insulation layer, said drain and source regions extending along said height direction at least to an upper surface of said gate electrode.

23. The field effect transistor of claim 22, wherein said gate electrode is at least partially comprised of a doped semiconductor material, whereby a peak concentration of dopants in said gate electrode is less than a peak concentration of dopants in said drain and source regions.

24. The field effect transistor of claim 23, wherein said semiconductor region is formed on an insulating layer and has an extension in the height direction in the range of approximately 5-50 nm.